RISC-V
Saves to local browser storage. Followed topics appear on the homepage and refresh on each visit.Also known as risc-v international·risc-v cpu·risc-v processor·risc-v architecture·risc-v chip
Latest from across the web
External coverage we have crawled and indexed for this topic.
Espressif Systems releases a Linux BSP developer preview for ESP32-S31 RISC-V microprocessor - CNX Software
The ESP32-S31 microprocessor is getting Linux support from Espressif Systems. The ESP32-S31 dual-core RISC-V microprocessor was first unveiled in March,
Linux 7.2 release - Main changes, Arm, RISC-V, and MIPS architectures - CNX Software
Linus Torvalds released Linux 7.2 on LKML last Sunday: Well, this last week of the release was - once again - bigger than I would have wished for, but
StarFive Dubhe-100 - A 64-bit, RVA23-compliant RISC-V core for high-performance applications - CNX Software
StarFive has launched a new high-performance 64-bit RISC-V core from the Dubhe family with the RVA23-compliant Dubhe-100 designed for servers and HPC, as
Alibaba's TSMC-Built 5nm RISC-V Chip, XuanTie C950, Now Runs Qwen-3.8 27B Model Natively, Unlocking Massive Vertical Integration Tailwinds
Alibaba's XuanTie C950 chip hits 30 tokens/second, with a 1.9-second first-token latency, on Qwen-3.8 27B - no emulation layer required.
Videos
From the channels we track
Discussions on the web
Recent threads on Reddit and Hacker News that mention RISC-V.
People also ask
Common questions on RISC-V, surfaced from across the indexed web.
How is video output generated and synchronized at 320x200 resolution from individual single-pixel MCUs?
Each MCU in bitluni’s build is assigned to generate one pixel of the 320x200 (QVGA) frame, so the full image is produced in parallel by 8,192 CH570 RISC-V microcontrollers. The cluster’s per-pixel outputs are combined to form the frame at QVGA resolution and driven as the video signal; timing and synchronization are achieved by coordinating the MCUs so they output their pixel values in the correct order for the 320x200 scanout. Answered
Engineer builds his own graphics card because modern GPUs are too expensiveWhat’s Up with RISE?
So what’s this impressive list of RISC-V movers and shakers actually doing with RISE? The RISE Project focuses on commercial product readiness, key for the adoption of RISC-V technologies in market segments such as mobile, datacenter, consumer electronics, datacenter and automotive. RISE's mission is to accelerate the development of open source software for the RISC-V architecture. Members share a roadmap, technical contributions, staffing and funding for critical projects across a wide set of project categories, such as compilers and toolchains, debug and profiling, Linux distribution integr
Rising to the challenge of RISC-V software readiness