Trending Now RSS

RISC-V

Saves to local browser storage. Followed topics appear on the homepage and refresh on each visit.
More context

Coverage of RISC-V is focused on new platform momentum: enterprise-class CPU efforts (NextSilicon/Arbel, SpacemiT desktop) and broader Linux/Fedora support for more RISC-V hardware. There’s also rapid ecosystem expansion with a released RISC-V GPU (Vortex 3.0) and AI-focused software optimizations (OpenCV 5).

Also known as risc-v international·risc-v cpu·risc-v processor·risc-v architecture·risc-v chip

2.4 Activity score steady · 4d
3.5 Peak score 4d window
Positive Sentiment
4 Sources · 8 signals
Last updated · next ~11:30
5d First on radar
Key Takeaway RISC-V progress right now is driven by fresh hardware roadmaps plus tangible software enablement—Linux/Fedora kernels and GPU/AI tooling are catching up.
AI summary · grounded in cited sources
enterprise RISC-V CPUs Linux/Fedora support growth RISC-V GPU and AI stack risc-v international risc-v cpu
Positive 68/100
AI Brief

RISC-V progress right now is driven by fresh hardware roadmaps plus tangible software enablement—Linux/Fedora kernels and GPU/AI tooling are catching up.

Coverage of RISC-V is focused on new platform momentum: enterprise-class CPU efforts (NextSilicon/Arbel, SpacemiT desktop) and broader Linux/Fedora support for more RISC-V hardware. There’s also rapid ecosystem expansion with a released RISC-V GPU (Vortex 3.0) and AI-focused software optimizations (OpenCV 5).

Trending Activity ▲ +1.0 24h
Trend score · left axis Sentiment score · right axis

Live Wire

Top 2 signals · RISC-V progress right now is driven

Broader RISC-V coverage

Other RISC-V activity — not part of the “RISC-V progress right now is driven” story

Briefing Findings · RISC-V progress right now is driven

Story-specific findings extracted from this briefing's coverage. Fast Facts in the sidebar holds the canonical reference data (CEO, founded, ticker).

Linux release target Linux 7.2 to enable ESWIN SoC support by default for RISC-V kernel builds
Fedora images Fedora 44 RISC-V images released, including new “Omni” kernel
AI/software tooling OpenCV 5 adds a DNN engine with enhanced ONNX and LLM/VLM support, including RISC-V optimizations

What to Watch

  • Track Linux 7.2 RISC-V build changes to confirm ESWIN SoC support-by-default lands as expected. Phoronix
  • Watch Fedora 44 RISC-V adoption for “Omni” kernel compatibility reports on varied hardware. Phoronix

What Changed

  • Linux 7.2 To Enable ESWIN SoC Support By Default For RISC-V Kernel Builds Phoronix
  • OpenCV 5 release – New DNN engine with enhanced ONNX and LLM/VLM support, Intel, Arm, and RISC-V hardware optimizations CNX Software
Source-backed brief 2 articles across 2 publications · brief is source backed Show all sources

Latest from across the web

External coverage we have crawled and indexed for this topic.

View all 10 signals →
cnx-software.com

OpenCV 5 release - New DNN engine with enhanced ONNX and LLM/VLM support, Intel, Arm, and RISC-V hardware optimizations - CNX Software

OpenCV 5 open-source computer vision library has recently been released with a brand-new DNN (Deep Neural Network) engine that provides better ONNX

1d ago Jean-Luc Aufranc (CNXSoft)
phoronix.com

Fedora 44 RISC-V Images Released, Including New "Omni" Kernel For Broader RISC-V Hardware Support

Following the official Fedora 44 images released one month ago, Fedora 44 RISC-V images were published today for those wanting to run this newest Fedora Linux on RISC-V hardware.

2d ago
phoronix.com

Linux 7.2 To Enable ESWIN SoC Support By Default For RISC-V Kernel Builds

An important one-liner is set to come for Linux 7.2 to enable ESWIN SoC support by default for RISC-V kernel builds

17h ago
techpowerup.com

NextSilicon to Productize Arbel RISC-V Core Into 64-Core Enterprise Processor for AI and HPC

NextSilicon, a leader in next-generation computing solutions for AI and high-performance computing (HPC), today announced plans to productize its Arbel RISC-V core into a 64-core and a 128-core, enter

22h ago
phoronix.com

Vortex 3.0 Released As Full-Stack, Open-Source RISC-V GPU Now With 3D Pipeline

The open-source developers at Georgia Tech working on Vortex as an OpenCL-compatible RISC-V GPGPU implementation are out with their next major release for this open-source GPU design.

2d ago
phoronix.com

RISC-V CPU Performance Up 8x In Five Years: SiFive HiFive Unmatched To SpacemiT K3

Recently I published some initial SpacemiT K3 benchmarks for that first-to-market RISC-V RVA23 SoC with the K3 Pico-ITX mini computer.

2d ago

What each outlet is saying

Source-by-source view of what publications and communities are surfacing right now.

Phoronix 4 articles

Tracking: Linux 7.2 To Enable ESWIN SoC Support By Default For RISC-V Kernel Builds / RISC-V CPU Performance Up 8x In Five Years: SiFive HiFive Unmatched To SpacemiT K3

Discovery

Videos

Topic-matched media from the channels we track

Discussions on the web

Recent threads on Reddit and Hacker News that mention RISC-V.

More in search →

People also ask

Common questions on RISC-V, surfaced from across the indexed web.

What’s Up with RISE?

So what’s this impressive list of RISC-V movers and shakers actually doing with RISE?  The RISE Project focuses on commercial product readiness, key for the adoption of RISC-V technologies in market segments such as mobile, datacenter, consumer electronics, datacenter and automotive. RISE's mission is to accelerate the development of open source software for the RISC-V architecture. Members share a roadmap, technical contributions, staffing and funding for critical projects across a wide set of project categories, such as compilers and toolchains, debug and profiling, Linux distribution integr

Rising to the challenge of RISC-V software readiness
Share & embed Quotables, social share, embed snippet

Share

Quotables · click to copy

Verbatim claims you can cite from the briefing. Each quote is sourced from indexed coverage — paste into your own writing or social.

Embed widget

<script src="https://ttek2.com/embed/pulse/risc-v" async></script>