Tracked topic
RISC-V Summit 2019: 23 Avoiding Amdahl's Law RISC-V Architecture Exploration for AI & ML Compute
The Year of RISC-V in a laptop
AMD, Intel, Arm, RISC-V, IBM / The AI Hardware Show S2E3
Intel, AMD, Arm, RISC-V / The AI Hardware Podcast S2E3
Andes Technology Interview at RISC-V Summit Europe 2023
Lightning Talk: Software Development for ML and RISC-V Vector Acceler... Lee Moore & Simon Davidmann
Boosting AI on Semidynamics RISC-V Cores with Custom Tensor Instructions -Roger Espasa, Semidynamics
RISC V & SoC Architectural Exploration for AI and ML accelerators
Hackers "RISC Architecture is gonna Change Everything"
Banana Pi BPI-VP10 is a low-cost servo control board based on the Fortior FU7512L RISC-V MCU and the FD6288Q pre-driver chip, designed for industrial control applications that rely…
GNU Binutils 2.47 Released With More RISC-V Extensions, New Options Written by Michael Larabel in GNU on 26 July 2026 at 03:36 PM EDT. Add A Comment Along with…
One of the RISC-V SoCs we have been most looking forward to this year is the SpacemiT K3 that features the X100 RISC-V cores that are RVA23 compliant and among…
SiFive has just launched the SiFive Performance P570 Gen 3 out-of-order RISC-V processor core, compliant with the RVA23 ISA profile, and designed for edge AI, high-end consumer, and…
F# RISC-V v0.6.0 released
Creating your own RISC-V processor, SoC and board with Claude
submitted by /u/3G6A5W338E to r/hardware [link] [comments]
Who needs GPUs? submitted by /u/DeltaSqueezer to r/LocalLLaMA [link] [comments]
SEAM-V: A Hybrid-Decoupled RISC-V Vector Processor
Another day, another SpacemiT K3 device is released, namely Deep Computing DC-ROMA RISC-V Mainboard III for Framework Laptop 13 , following the K3 Pico-ITX SBC and K3-CoM260 (and related…
…Navigating the RISC-V “Paradox of Choice” RISC-V has fundamentally changed the IP landscape. We are no longer limited to a few rigid, proprietary cores. Instead, we have a vibrant ecosystem…
…Rich Fuhler’s update on the RISC-V Packed SIMD extension highlights why scalar SIMD digital signal processing (DSP) instructions are becoming a critical architectural feature and how the RISC-V ecosystem…
Hardware hacker is building a homemade GPU from 64,000 tiny RISC-V chips
XPU Labs’ Petros CH32H417M Alef is a Raspberry Pi Pico-sized board based on the WCH CH32H417M RISC-V USB 3.0 microcontroller and taking a 2MP OV2640 camera module through the…
…The new 64-bit RISC-V core will be found in SoCs with up to eight cores per cluster, targeting high-performance applications, such as cloud computing, edge computing, and AI computing…