Tracked topic
Intel, AMD, Arm, RISC-V / The AI Hardware Podcast S2E3
AMD, Intel, Arm, RISC-V, IBM / The AI Hardware Show S2E3
Andes Technology Interview at RISC-V Summit Europe 2023
Boosting AI on Semidynamics RISC-V Cores with Custom Tensor Instructions -Roger Espasa, Semidynamics
Hackers "RISC Architecture is gonna Change Everything"
Demo: From Blueprint to Reality: Navigating SoC Tradeoffs, IP, and Ecosystem - Darren Jones
Marc Evans, Director of Business Development & Marketing, Andes Technology USA I work at a RISC-V IP company, and I genuinely root for Arm — probably more than most people in my position…
…ESP32P4C61-TINY Specifications Wireless Module – Wireless-Tag WT01P461-S1 (25 x 25mm) Microcontroller – ESP32-P4 MCU Dual-core RISC-V microcontroller @ 360/400 MHz with AI instructions extension and single-precision FPU…
…The Tensor core powering the Blackhole chips is called Tensix and features five RISC processors with matrix-multiply units, vector units, and local SRAM. Each RISC processor is fully programmable, and each…
…The use of RISC-V technology is especially meaningful. RISC-V is an open instruction set architecture that allows companies and governments to develop processors without relying on proprietary licensing models from…
F# RISC-V v0.6.0 released
I built a portable 1090 MHz ADS-B receiver and Meshtastic mesh radio on a LilyGo T-Display-P4 (~$100). An RTL-SDR dongle plugged into the USB Host port receives aircraft transponder signals, decoded in real-time on the E…
Context - I'm from Moldova and we have a year of male-only mandatory military service (draft/conscription), during which no personal electronic devices are allowed. I don't want to get out of touch with outside world and…
…The RISC-V Revolution: Insights from the 2025 Summits and Andes Technology’s Pivotal Role Beyond Traditional OOO: A Time-Based, Slice-Based Approach to High-Performance RISC-V CPUs Andes Technology…
…Improve CPU identification on RISC-V. Geekbench now reports the CPU name rather than the (sometimes incredibly long) RISC-V ISA string. Please note that Geekbench for Linux RISC-V is still…
…The watch is built around a Bluetrum AB5681G RISC-V smartwatch MCU managing both the smartwatch interface and audio synchronization. The device sports a large 2.1-inch IPS display with a…
RP2040 Boards Touted as ‘The Highest Performance RISC-V CPU Development Board in the World’, the HiFive Premier P550 aims to be the development board of choice for RISC developers. RP2040 Boards…
Raspberry Pi Pico Raspberry Pi has announced the general availability of the RP2350 A and B, the SoC that powers the Raspberry Pi Pico 2 which features both an Arm and RISC…
…Arm and RISC-V. Both architectures are used for chips in data centres throughout the wider industry, though Arm presents a proprietary ISA, with a fixed feature set to go along with…
