JEDEC Previews LPDDR6 Memory With SOCAMM2 Modules & 512 GB Capacities, Clearing the Path for Next-Gen AI Servers
…These higher capacities are achieved using a narrower per-die interface, increasing the bus width from x16 to x24 sub-channels. This change allows LPDDR6 to hold more memory dies per package…