Box64 v0.4.4 Released With New Box64-Configurator App
…Add A Comment Box64 0.4.4 released today as the newest version of this open-source user-space Linux x86_64 emulator for running binaries on 64-bit ARM, RISC-V…
Search
Related topics:
RISC-V
All sources
phoronix.com
34
cnx-software.com
34
semiwiki.com
27
wccftech.com
7
igorslab.de
5
tomshardware.com
5
extremetech.com
4
intel.com
3
techpowerup.com
3
tweaktown.com
3
heise.de
2
notebookcheck.net
2
Tracked topic
RISC-V
Live now
RISC-V is being advanced simultaneously in operating-system support and in new high-integration, performance-focused hardware cores/MCUs.
Live sources:
CNX Software
Videos
More videos
RISC-V Summit 2019: 23 Avoiding Amdahl's Law RISC-V Architecture Exploration for AI & ML Compute
The Year of RISC-V in a laptop
AMD, Intel, Arm, RISC-V, IBM / The AI Hardware Show S2E3
Intel, AMD, Arm, RISC-V / The AI Hardware Podcast S2E3
Andes Technology Interview at RISC-V Summit Europe 2023
Lightning Talk: Software Development for ML and RISC-V Vector Acceler... Lee Moore & Simon Davidmann
Boosting AI on Semidynamics RISC-V Cores with Custom Tensor Instructions -Roger Espasa, Semidynamics
RISC V & SoC Architectural Exploration for AI and ML accelerators
Hackers "RISC Architecture is gonna Change Everything"
Top stories
StarFive Dubhe-100 - A 64-bit, RVA23-compliant RISC-V core for high-performance applications - CNX Software
1d agoAlibaba's TSMC-Built 5nm RISC-V Chip, XuanTie C950, Now Runs Qwen-3.8 27B Model Natively, Unlocking Massive Vertical Integration Tailwinds
3d agoWCH CH32V407/467 RISC-V MCU integrates Fast Ethernet MAC + PHY, 480 Mbps USB 2.0 PHY, up to 8 MB on-chip PSRAM - CNX Software
1w agoComu is a $6 tiny CH32V203 RISC-V development board that fits inside a USB port - CNX Software
1w agoQEMU 11.1 Released With Numerous Improvements
…QEMU 11.1 supports new RISC-V extensions like Zvfbfa while also adding RISC-V big endian support. For QEMU 11.1 on Arm are also support for many new CPU architectural…
How Did An AI Agent Build a RISC V CPU Core In Just 12 Hours
…Indeed, RISC-V is popular because it provides an ISA that’s free to use (RISC-V is an open standard). RISC-V chips generally aren’t as quick as their x…
Wireless-Tag ESP32P4C61-TINY board combines ESP32-P4 and ESP32-C61 SoCs (Crowdfunding) - CNX Software
…ESP32P4C61-TINY Specifications Wireless Module – Wireless-Tag WT01P461-S1 (25 x 25mm) Microcontroller – ESP32-P4 MCU Dual-core RISC-V microcontroller @ 360/400 MHz with AI instructions extension and single-precision FPU…
Discussions and forums
F# RISC-V v0.6.0 released
F# RISC-V v0.6.0 released
4
Creating your own RISC-V processor, SoC and board with Claude
Creating your own RISC-V processor, SoC and board with Claude
6
1
Milk-V Jupiter 2: RISC-V RVA23 SBC
submitted by /u/3G6A5W338E to r/hardware [link] [comments]
Alibaba's RISC-V CPU, XuanTie C950, Runs Qwen-3.8 27B at 30 tps
Who needs GPUs? submitted by /u/DeltaSqueezer to r/LocalLLaMA [link] [comments]
SEAM-V: A Hybrid-Decoupled RISC-V Vector Processor
SEAM-V: A Hybrid-Decoupled RISC-V Vector Processor
4
When a Platform Provider Becomes a Competitor: Why Arm’s Silicon Strategy Changes the Incentives - Semiwiki
Marc Evans, Director of Business Development & Marketing, Andes Technology USA I work at a RISC-V IP company, and I genuinely root for Arm — probably more than most people in my position…
When a Platform Provider Becomes a Competitor: Why Arm’s Silicon Strategy Changes the Incentives - Semiwiki
Marc Evans, Director of Business Development & Marketing, Andes Technology USA I work at a RISC-V IP company, and I genuinely root for Arm — probably more than most people in my position…
Picolibc 1.8.12 Brings Latest Improvements To This Embedded-Focused C Library
…memmove is now supported on RISC-V, 32-bit implementations of vector memmove/memcpy/memset, the libc lock now avoids recursive locking, support for the RISC-V Zcmt extension, Clang thread safety…
CEO Interview with Dave Kelf, CEO of Breker Verification Systems - Semiwiki
…The first is our efforts within the RISC-V space. We signed several strategic partnerships, took a larger leadership role in the RISC-V International Certification program, a need that’s gaining…
2026 Outlook with Ying J Chen of S2C - Semiwiki
…Together, these milestones highlighted our ability to support high-performance, multi-core RISC-V systems with real software workloads, reinforcing S2C’s role as a trusted prototyping partner in the RISC-V…
Waveshare RP2350-POE-ETH - A Raspberry Pi RP2350 MCU board with PoE - CNX Software
…Microcontroller – Raspberry Pi RP2350A CPU Dual-core Arm Cortex-M33 processor @ 150 MHz Dual-core 32-bit RISC-V Hazard3 @ 150 MHz Up to two cores can be used at a time…