Marvell VP pushes for DDR4 recycling for use in CXL memory, amid the worst DRAM shortage in years — company introduces three-tier AI memory infrastructure
…Marvell says it doubles the Bravera SC5, supports NAND from multiple suppliers, and uses a host-managed flash translation layer, meaning cloud operators control write placement, garbage collection, and wear leveling themselves…