Siemens EDA Expands AI and Advanced Packaging Collaboration with TSMC - Semiwiki
… TSMC’s roadmap now includes multiple sub-2nm technologies, backside power delivery, advanced automotive nodes, and co-packaged optics initiatives. …
Search
The Shift to System-Level AI Drives Next-Generation Silicon - Semiwiki
… Advanced Packaging and 3D Integration As AI workloads continue to scale, advanced packaging technologies are becoming as critical as process nodes themselves. …
TSMC’s Record Tool Orders Hint at Another CapEx Shockwave - Semiwiki
… They directly correlate with purchases of lithography, process control, deposition, etch, and metrology systems required for ramping leading-edge nodes such as N2 and A16. …
TSMC Technology Symposium 2026 Overview - Semiwiki
… At the core of this growth is continuous innovation in semiconductor process technology. The roadmap for advanced nodes demonstrates a steady progression from nanometer-scale fabrication toward angstrom-class technologies. …
Re-Spins Get You Fired, Says Intel CEO Lip-Bu Tan - Semiwiki
… For decades, the company led the industry through advanced process technology and strong x86 processor designs. …
Library Characterization gets a Boost from AI - Semiwiki
… Speed is not helpful if the data is flawed, and at advanced nodes, errors can be increasingly subtle. Solido Analytics replaces the multi-week manual verification process with an AI outlier detection engine that can validate a library in just a few hours. …
Is Intel About to Take Flight? - Semiwiki
… TSMC’s process discipline gave ASML a proving ground. ASML’s roadmap gave TSMC the node leadership no integrated device manufacturer could match. …
Principal Technical Program Manager - Semiwiki
… Identify risks early, drive decisions to closure, and escalate the right things to the right people without over-engineering the process. …
ASML High-NA EUV is Not Ready for High-Volume Production - Semiwiki
… These defects occur randomly and are extremely difficult to eliminate through standard process optimization. At advanced nodes, even a very small number of stochastic defects can make chips unusable. …
Senior Manager, Embedded Memory - Semiwiki
… Drive Vmin, leakage, performance, area, and yield optimization across PVT corners, process variation, and aging effects. Own the technical roadmap for the memory portfolio: new compiler variants, new nodes, feature enhancements, and methodology improvements. …