Configurable xSPI memory controller IP core is FuSa-ready - Semiwiki
…Without firm guidelines, for instance, bit widths and clock rates (which are theoretically not limited, but in practice, signal integrity starts having an effect around 20 MHz), the over-SPI protocols diverged…